Regarding the intrinsic SHA implementations, recall from the meeting that I was blocked on the apparent impedance mismatch between Intel and ARM native SHA intrinsics. Well with a little persistence I figured out that it doesn't really exist, it's just how all of the samples are written differently. There are differences, but they don't affect the logical flow.